		AMENDA	MENT TRANSMI	TTAL LETTE	₹					
SE	RIAL NO.		FILING DATE	EXAMI	RBM		<del></del>		GROUP	ART
1 1	VENTION		<u></u>				·		1	
	AFINITION									
L								·		
T	O THE COMMIS	SIONER OF	F PATENTS AND	TRADEMAR	KS:				i	047.
T	ransmitted he	rewith is	an amendment	in the above	-ide	ntified a	pplicatio	n.		2/5e/
			of this applica		7 CF	R 1.27 ha	s been e	stablish		
		statemen:	t to establish	mall entity	stati	s under	37 CFR 1	.9		
	No additio									
			lculated as sho	ven beloe:						
	(1)		(2)	(3)		SMALL E	NTITY	_	OTHER T SMALL E	
	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NO PREVIOUSLY PAID FOR	PRESENT EXTRA		RATE	ADDIT FEE	<u>OR</u>	RATE	ADDIT FEE
	•	MINUS	••	_		x \$ 6=	\$		x \$ 12=	\$
	•	MINUS	•••	-		x \$ 18=	\$		x \$ 36=	\$
PRES	SENTATION OF MULTI	PLE DEP CLAIM	A			+\$ 60=	\$	_	<b>\$120</b> =	\$
					ΔD	TOTAL DIT. FEE	\$	OR	TOTAL	\$
			of 2 write '0' in Col- HIS SPACE is less than . HIS SPACE is less than . or Indep ) is the highest it Account No. a sheet is enclo-		e appro	priate box in C	# 3 301 1 2	380 H Linder	perdert det ch	daim)
	Please charge	my Deposi	it Account No.		_ i b	the amou	int of \$	3090		Man de
	A duplicate c	opy of thi	sheet is encic	sea.					15 sugg	dain
	A check in the	amount o	f \$ to	cover the fi	ling	fee is en	closed.	1/5	×9=	135
	associated wit	th this com	eby authorized amunication or . A Duplicate	credit any o	verp	aymentt	e following Depositused.	Accoun	80-1/1	35=\$
	Аву	additional	filing fees req	uired under 3	37 CI	R 1.16.			, ,	**
	Amy j	patent app	lication proces	sing fees und	ier 3	7 CFR 1.1	7) /N			
		-					/ / <i>/</i>	٠,		

Form PTO-FB-A520 (10-85) ( also form PTO-1083 )

Patent and Trademark Office - U.S. DEPARTMENT of COMMERCE

OAAR.	No	0851	-001	11	12	/31	/BB
JMED	NO.	UCO I				31.	100

	nat No.:		Docket No.: _	
	d:			
For:				
mening and a second				
12	VERIFIED S	STATEMENT (DECLARATION) C	LAIMING SMALL ENTITY	
1 1999 8.1	STATUS (	(37 CFR 1.9 (f) and 1.27 (b)) — IND	EPENDENT INVENTOR	
0.) 4.)				
	madimumena 1 hasa	hu dealare that I qualify as an indense	ndent inventor as defined in 37 CFR 1.9 (	(c) f
Doses of Payl	ng reduced fees unde	er section 41 (a) and (b) of Title 35,	United States Code, to the Patent and	Trac
	gard to the invention	on entitled SOFT TO AL	USITION CONVERTER	
described in		SUF IV TRAIT	43///014 (011 12 12) 28	
[\scales] the s	specification filed he	erewith		
[ ] appl	ication serial no			
[ ] pater	nt no.	, iss	ued	
I have not seci	ened granted conve	eved or licensed and am under no oblis	ration under contract or law to assign, gra	ant.
or license, any	rights in the inventi	ion to any person who could not be c	dassified as an independent inventor und	ler 3
1.9 (c) if that ;	person had made the	e invention, or to any concern which w	vould not qualify as a small business con	cern
37 CFR 1.9 (c	t) or a nonprofit or	gamization under 37 CFR 1.9 (e).		
Each person	concern or organizat	tion to which I have assigned, granter	d, conveyed, or licensed or am under an	obi
under contract	t or law to assign, g	grant, convey, or license any rights in	the invention is listed below:	
[] no si	uch person, concern	i, or organization		
[ ] perso	ons, concerns or org	ganizations listed below*		
•1	NOTE: Separate veri	ified statements are required from eac	th named person, concern or organiza-	
tic	on having rights to t	the invention averring to their status	as small entities. (37 CFR 1.27)	
		1.77		
FULL NAME	IONEL J	77 420	1111 111000 17 05	7/
ADDRESS _		BROADXXAY Suite	NCERN   NONPROFIT OR	<del>7                                    </del>
	( ) INDIVIDUAL	MALL BUSINESS CO	NCERN [ ] NONFROFII ON	UA:
FULL NAME				
ADDRESS _				
	[ ] INDIVIDUAL	[ ] SMALL BUSINESS CO	NCERN [ ] NONPROFIT OR	GAN
				_
FULL NAME				
	INDIVIDUAL	[ ] SMALL BUSINESS CO	NCERN     NONPROFIT OR	GANI
	[ ] INDIVIDUAL	[ ] SMALL BUSINESS CO	NCERN [   NONPROFIT OR	GANI
ADDRESS	the duty to file, in t	this application or patent, notification	of any change in status resulting in loss	of e
ADDRESS I acknowledge ment to small	the duty to file, in the entity status prior to	this application or patent, notification o paying, or at the time of paying, the control of paying and the control of pa	of any change in status resulting in loss the earliest of the issue fee or any mainto	of e
ADDRESS I acknowledge ment to small	the duty to file, in the entity status prior to	this application or patent, notification	of any change in status resulting in loss the earliest of the issue fee or any mainto	of e
ADDRESS I acknowledge ment to small due after the c	the duty to file, in the entity status prior to date on which status	this application or patent, notification o paying, or at the time of paying, the sas a small entity is no longer appro	of any change in status resulting in loss the earliest of the issue fee or any mainto priate. (37 CFR 1.28 (b))	of e
ADDRESS I acknowledge ment to small due after the continue and belief are belief ar	the duty to file, in the entity status prior to date on which status to that all statements believed to be true; an	this application or patent, notification or paying, or at the time of paying, the sas a small entity is no longer appromade herein of my own knowledge and further that these statements were means.	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false.	of enar
I acknowledge ment to small due after the control of the like so	the duty to file, in the entity status prior to date on which status that all statements believed to be true; and made are punishable	this application or patent, notification or paying, or at the time of paying, it is as a small entity is no longer appromade herein of my own knowledge and further that these statements were mile by fine or imprisonment, or both,	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false under section 1001 of Title 18 of the University.	of enai
I acknowledge ment to small due after the control of the control of the control of the like so code, and that	the duty to file, in the entity status prior to date on which status to that all statements believed to be true; and made are punishably to such willful false st	this application or patent, notification or paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge and further that these statements were more by fine or imprisonment, or both, statements may jeopardize the validity	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false.	of enai
I acknowledge ment to small due after the colling and belief are band the like so Code, and that	the duty to file, in the entity status prior to date on which status to that all statements believed to be true; and made are punishably to such willful false st	this application or patent, notification or paying, or at the time of paying, it is as a small entity is no longer appromade herein of my own knowledge and further that these statements were mile by fine or imprisonment, or both,	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false under section 1001 of Title 18 of the University.	of enai
I acknowledge ment to small due after the colling and belief are band the like so Code, and that	the duty to file, in the entity status prior to date on which status to that all statements believed to be true; and made are punishably to such willful false st	this application or patent, notification or paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge and further that these statements were more by fine or imprisonment, or both, statements may jeopardize the validity	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false under section 1001 of Title 18 of the University.	of enar
I acknowledge ment to small due after the colling and belief are band the like so Code, and that	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false statements which this verified statements.	this application or patent, notification or paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge and further that these statements were mile by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false under section 1001 of Title 18 of the University.	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status to that all statements believed to be true; and made are punishably to such willful false st	this application or patent, notification or paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge and further that these statements were mile by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.	of any change in status resulting in loss the earliest of the issue fee or any maintenance. (37 CFR 1.28 (b))  The true and that all statements made on intended with the knowledge that willful false under section 1001 of Title 18 of the University.	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were mile by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.	to of any change in status resulting in loss the earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b)) the true and that all statements made on interest that willful false under section 1001 of Title 18 of the Unit of the application, any patent issuing the	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were mile by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.	to of any change in status resulting in loss the earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b)) the true and that all statements made on interest that willful false under section 1001 of Title 18 of the Unit of the application, any patent issuing the	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were mile by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.	to of any change in status resulting in loss the earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b)) the true and that all statements made on interest that willful false under section 1001 of Title 18 of the Unit of the application, any patent issuing the	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were more by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.  NAME OF INVENTOR	n of any change in status resulting in loss the earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b))  The true and that all statements made on in nade with the knowledge that willful false under section 1001 of Title 18 of the Unit of the application, any patent issuing the NAME OF INVENTOR	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were mile by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.	to of any change in status resulting in loss the earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b)) the true and that all statements made on interest that willful false under section 1001 of Title 18 of the Unit of the application, any patent issuing the	of enar
I acknowledge ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were more by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.  NAME OF INVENTOR	of any change in status resulting in loss he earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b))  The true and that all statements made on in hade with the knowledge that willful false under section 1001 of Title 18 of the University of the application, any patent issuing the NAME OF INVENTOR  Signature of Inventor  OFFICIAL SE	of eenar
ment to small due after the color and belief are band the like so Code, and that any patent to	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were more by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.  NAME OF INVENTOR	of any change in status resulting in loss he earliest of the issue fee or any mainterpriate. (37 CFR 1.28 (b))  re true and that all statements made on in hade with the knowledge that willful false under section 1001 of Title 18 of the University of the application, any patent issuing the NAME OF INVENTOR  Signature of Inventor  OFFICIAL SE  OSE F. BALLES	of eenar
I acknowledge ment to small due after the color and the like so Code, and that any patent to Signature of Information of Infor	the duty to file, in the entity status prior to date on which status the that all statements believed to be true; and made are punishably to such willful false so which this verified such that which the statements of the entitle of	this application or patent, notification o paying, or at the time of paying, it is as a small entity is no longer approximate herein of my own knowledge are not further that these statements were more by fine or imprisonment, or both, statements may jeopardize the validity statement is directed.  NAME OF INVENTOR	of any change in status resulting in loss he earliest of the issue fee or any mainted priate. (37 CFR 1.28 (b))  The true and that all statements made on in hade with the knowledge that willful false under section 1001 of Title 18 of the University of the application, any patent issuing the NAME OF INVENTOR  Signature of Inventor  OFFICIAL SE	of enar state ited here

# SOFT TRANSITION CONVERTER



# **Background of Invention**

6

7

#### 1. Field of the Invention

8

9

10

11

This invention relates to DC-to-DC converters, DC-to-AC inverters and AC-to-DC converters. The major characteristic of this power conversion technique is that primary switching elements switches at zero voltage and the secondary rectifiers means have negligible reverse recovery losses.

22

23

24

25

26

27

# 2. Description of the Prior Art

There is a continuing industry demand for increasing power density, which means more power transferred in a given volume. A method for increasing the power transfer through the converter is to increase the switching frequency in order to minimize the size of magnetic and the capacitors. Using prior art topologies such as forward or flyback, which employ "hard" switching techniques makes high frequency operation less efficient. The switching losses associated with switching elements, which turn on when there is a voltage across them, are proportional with the switching frequency. An increase in switching frequency leads to an increase in switching losses and an increase in level of electromagnetic interference (EMI).

In order to overcome limitations in switching speeds, the prior art has devised a new family of soft transition.

The patent # 5,132,889 , # 5,126,931 , # 5,231,563 , # 5,434,768 present several methods of accomplishing

zero voltage switching across the primary switches.

Another power loss mechanism is due to the reverse recovery in the output rectifiers. During switching when a

negative polarity voltage is applied to a rectifier in conduction the current through the rectifier will continue to

conduct until all the carriers in the rectifier's junctions are depleted. During this period of time the current

polarity will reverse, the current flowing form the cathode to the anode, while the voltage across the diode is still

positive from the anode to the cathode. The current flowing in reverse through the diode will reach a peak value 1 referred in literature as Irrm. Further on, while the rectifiers' junction is depleting the carriers, the rectifier 2 becomes a high impedance device. The current through the rectifier will decrease rapidly from Irrm level to zero. 3 4 During the same time the negative voltage across the rectifier will build up to high levels. 5 During the period of time when there is a negative voltage across the diode and negative current is flowing 6 through it, there will be power dissipation in the device. This kind of loss is referred in the literature as reverse recovery losses. The reverse recovery loss is proportional with the reverse recovery current Irrm, the negative 7 8 voltage across the rectifier and the frequency. 9 The reverse recovery current Irrm, which is a key component in reverse recovery loss, is function of the type of 10 device, the temperature and the current slope at turn off. The reverse recovery characteristics are getting worst for 11 higher voltage rectifiers. As a result the reverse recovery loss becomes a significant loss mechanism for higher 12 13 14 15 16 output voltage applications. The reverse recovery current Irrm is direct dependent of the current slope at turn off. A soft slope reduces the reverse recovery current and as a consequence reduces the reverse recovery loss. To accomplish a very soft slope current at turn off an inductive element has to be in series with the rectifier. The inductor element will prevent a fast current variation dI/dt. The presence of an inductive element in series with the rectifier will increase the negative voltage across the rectifier at turn off. The reverse voltage across the rectifier : 17 can reach very high levels and can exceed the voltage break down of the device, leading to failure. 13 13 12 RC snubbers or complicated lossless snubers can be added across the rectifier to reduce the reverse recovery loss and the voltage stress on the devices. This leads to complex circuits and which negatively affects the efficiency 20 and the reliability. As a result of these limitations the high voltage converters have to operate at lower frequency 21 in order to reduce the power dissipation associated with reverse recovery. 22 What is needed is a converter topology which can operate at constant frequency with zero voltage switching on the primary switches and soft commutation on the output rectifiers, wherein low current slope through the 23 rectifiers at turn off is associated with low negative voltage across the rectifiers. The lowest voltage across the 24 output rectifiers in a DC-DC converter is the output voltage. As a result our goal is to reduce the negative voltage 25

across the output rectifier to the level of the output voltage.

26

**Brief Summary of the Invention** 

2

3

4

5

6

7

8

9

10

11

21

22

23

24

25

26

winding.

The invention applies to topologies in which the voltage in the secondary of the transformer has three states. One state wherein the voltage in the secondary is a positive voltage source, another stage wherein the voltage in the secondary of the transformer is zero with a very low internal impedance and the third stage wherein the voltage in the secondary of the transformer is a negative voltage source. To provide such secondary signal we have identified three topological structures. One is the full bridge phase shifted topology. The second topology is a half bridge utilizing and additional by directional switch, depicted in Figure 9A. The third topology is two transistors forward phase shifted, depicted in Figure 14A. All these topologies operate in a similar manner. An input voltage source is applied to the primary of a transformer through controlled switching elements. The primary winding of the transformer has two terminations. For simplicity we are going to refer to on end of the primary winding of the transformer as a dotted end. The secondary winding of the transformer has also two terminations. When a voltage is applied to the primary winding of the transformer with the positive polarity at the dotted end, a voltage will be induced in the secondary. The termination of the secondary winding where the voltage induced has a positive polarity is referred as a dotted end of the secondary winding. The input voltage source is applied to the primary winding of the transformer through two controlled switching elements. A control-switching element is an electronic switch, which can be controlled by a control signal to exhibit low impedance when the switching element is turned ON or large impedance when the switching element is turned OFF. The input voltage source is applied to the primary winding through two controlled switching devices, which connects the termination of the transformer to the termination of the input voltage source selectively. The dotted end of the primary winding of the transformer can be connected to the positive end of the input voltage source and the other end of the primary winding of the transformer is connected to the negative end of the input voltage source. This operation will be further referred to as positive voltage across the primary

The controlled switching elements can connect also the dotted end of the primary winding of the transformer to 1 the negative end of the input voltage source and the other end of the primary winding of the transformer is 2 connected to the positive end of the input voltage source. This operation will be further referred as negative 3 4 voltage across the primary winding. The control switching elements can also short out the primary winding of the transformer by applying low 5 impedance impedance across the winding. This operation will be further referring to as the dead time. 6 The controlled switching elements can be controlled in a such way to apply sequentially a positive voltage across 7 the primary winding for given period of time, referred as positive ON time, short the primary winding for a period 8 9 of time, referred as dead time, apply a negative voltage across the primary winding for a given period of time, 10 referred as negative ON time, equal as duration with the positive ON time. If the summation of positive ON time, 11 dead time and negative ON time is constant, the mode of operation is referred as constant frequency operation. The power converter can also operate in frequency modulation mode, wherein the summation of positive ON time, 12 15 14 15 15 TE dead time and negative ON time is not constant. We introduce the term of duty cycle, which is defined as the ratio between the summation of positive and negative ON time and the summation of the positive ON time, twice the dead time and negative ON time. By varying the duty cycle the power transferred through the transformer can be controlled. The duty cycle can be varied by varying the duration of the positive and negative ON time, for the 17 118 119 constant frequency operation. For variable frequency operation the duty cycle control can be made by maintaining the negative and positive ON time constant and varying the dead time, or by varying the positive and negative ON time and maintain the dead time constant or by varying the positive and negative ON time and the dead time in the 20 same time. Important is to have the positive ON time equal to the negative ON time. Another important element of this technology is the low by directional impedance across the secondary winding of the transformer, wherein the 21 22 secondary current can flow freely in both directions. One key element in this invention is an additional inductor element in series with the secondary winding, labeled 23 soft commutation inductor. The inductor can be also located in the primary section in series with the primary 24 winding of the transformer. The soft commutation inductive element can be also split, one section located in the 25

primary, in series with the primary winding and an another section in the secondary in series with the secondary

winding. In the case when the soft commutation inductor is located in the secondary, there is a bydirectional

26

rectification means connected in series with it and the secondary winding. A bridge of rectifiers can form the bydirectional rectification means. Across the capacitor element is connected the load. The bridge of rectifiers has a first input terminal a second input terminal a first output terminal and a second output terminal. The first rectifier is connected between the first input terminal and the first output terminal with the cathode to the first output terminal, with the cathode to the first output terminal. The third rectifier is connected between the second input terminal and the second output terminal with the cathode to the second input terminal, the fourth rectifier is connected between the first input terminal and the second output terminal with the cathode to the first input terminal. The AC voltage source in series with said inductive element is connected between the first input terminal and the second input terminal. The output capacitor is in parallel with the load is connected between the first output terminal and the second output terminal.

= 

The bydirectional rectification means can be also constructed using two rectifiers and two capacitors.

The bridge of rectifiers means and capacitors having a first input terminal a second input terminal a first output terminal and a second output terminal. The first rectifier is connected between the first input terminal and the first output terminal with the cathode to the first output terminal, the second rectifier is connected between the first input terminal and the second output terminal, with the cathode to the first input terminal. The first capacitor is connected in between the first output terminal and the second input terminal, and the second capacitor is connected between the second input terminal and the second output terminal. The said AC voltage source is in series with the soft commutation inductive element and connected between the first input terminal and the second input terminal. The load is connected between the first output terminal to the second output terminal.

During the positive and negative ON time the power is transferred from the primary to the secondary via the transformer, the soft commutation inductor, and the bydirectional rectifier means to the load. In the same time energy is stored in the soft commutation inductor. During the dead time, the energy stored in the soft commutation inductor is further transferred to the load. There are two modes of operation. One mode of operation referred as discontinuous conduction mode, the entire energy stored in the soft commutation inductor is transferred to the load prior the change of the voltage polarity on the transformer. The second mode of operation referred as continuous mode, there is still energy left in the soft commutation inductor prior the reversal of the voltage

polarity in the transformer. The discontinuous mode of operation has the advantage of transferring the energy 1 from the primary to the secondary unidirectional at each cycle. The continuous mode of operation will transfer the 2 energy left in the soft commutation diode back to the primary before the next energy transfer from primary to the 3 4 secondary starts. A critical conduction mode of operation can be implemented wherein the reversal of the voltage polarity in the 5 transformer is accomplished just after the entire energy in the soft commutation inductor is transferred to the 6 secondary. This leads to a modulation in frequency, wherein the frequency will increase at light loads, and 7 decrease at heavy loads. A mix mode of operation can be also implemented wherein some high frequency 8 boundary or low frequency boundaries or both are set. There are several major advantages of this topology. 9 One of the major advantages is the fact that the voltage across the rectifiers is clamped to the output voltage. There 10 is not ringing or spike across the rectifiers which exceed the output voltage. The voltage across the rectifiers for a 11 given output voltage is the lowest theoretical possible. In most of the topologies operating over a range of input 12 13 14 15 16 and output voltages the voltage across the rectifiers can be several times larger that the output voltage. For a single ended forward converter the output voltage is  $Vr=(Vin_{Max}/Vin_{Min})*Vo/D_{Max}$  , wherein  $Vin_{Max}$  &  $Vin_{Min}$  is the maximum and minimum input voltage and  $D_{\text{Max}}$  is the maximum duty cycle, and Vo is the output voltage. For an input voltage range of 2:1 and 50% maximum duty cycle, the reverse voltage across the rectifier is 4\*Vo . In conclusion in these topologies we achieve the lowest voltage across the rectifiers for a given output voltage. 17 18 19 20 Another major advantage of this topology is the fact that the current slope through the rectifier at turn off is controlled by the soft commutation inductor. As a result there is a controlled dI/dt. A soft current through the rectifier at turn OFF reduces considerably the reverse recovery current. The clamped voltage across the output rectifiers in association with the soft current slope at turn OFF leads to reduced reverse recovery losses. If the 21

The invention can be better visualized by turning to the following drawings.

the rectifiers reaches zero prior the reverse voltage is applied to them.

22

23

24

25

26

27

circuits operate in continuous mode the reverse recovery losses are reduced, and if we operate in discontinuous

conduction mode the reverse recovery losses are actually eliminate. This is due to the fact that the current through

#### **Brief Description of the Drawings**

2

- 3 Figure 1 is a schematic of a converter utilizing the power transfer methodology of the invention.
- 4 Figure 1B is a timing diagram of the circuit of Figure 1.
- 5 Figure 2 is a schematic diagram of an AC-DC converter wherein prior art technique is illustrated.
- 6 Figure 3A is a schematic diagram of a DC-DC Converter wherein another prior art technique is illustrated.
- 7 Figure 3B is a timing diagram of the circuit of Figure 3A.
- 8 Figure 4A is a schematic diagram of an AC-DC Converter using an embodiment of this invention.
- 9 Figure 4B is a timing diagram of the circuit of Figure 4A.
- Figure 5A is a schematic diagram of an AC-DC Converter using another embodiment of this invention. 10
- 11 Figure 5B is a timing diagram of the circuit of Figure 5A.
- Figure 6A is a schematic diagram of an AC-DC Converter using an embodiment of this invention depicted in
  - Figure 4A, operating in continuous mode.
  - Figure 5B is a timing diagram of the circuit of Figure 6A.
  - Figure 7A is a schematic diagram of an AC-DC Converter using another embodiment of this invention.
  - Figure 7B is a timing diagram of the circuit of figure 7A.
  - Figure 8A is a schematic diagram of a DC-AC Converter, utilizing a phase shift bridge topology suitable with the
- AC-DC converters depicted in several embodiments of the invention.
  - Figure 8B is a timing diagram of the circuit of figure 8A.
- 19 20 Figure 9A is a schematic diagram of an DC-AC Converter, utilizing a half bridge topology employing an
- 21 additional by directional switch, topology suitable with the AC-DC converters depicted in several embodiments of
- 22 the invention.
- 23 Figure 9B is a timing diagram of the circuit of figure 9A.
- 24 Figure 10A is a schematic diagram of an AC-DC Converter depicted in Figure 4A wherein two of the rectifiers
- 25 are replaced by synchronous rectifiers.
- 26 Figure 10B is a timing diagram of the circuit of figure 10A.

- Figure 11A is a schematic diagram of an AC-DC Converter depicted in Figure 4A wherein all of the rectifiers are
- 2 replaced by synchronous rectifiers.
- 3 Figure 11B is a timing diagram of the circuit of figure 11A.
- 4 Figure 12A is a schematic diagram of an AC-DC Converter depicted in Figure 5A wherein all of the rectifiers are
- 5 replaced by synchronous rectifiers.

17

- 6 Figure 12B is a timing diagram of the circuit of figure 12A.
- Figure 13A is a schematic diagram of an DC-DC Converter using the embodiment presented in Figure 4A,
- 8 wherein the soft commutation inductor is transferred in primary section in series with the primary winding. The
- 9 AC signal across the primary winding connected in series with the soft commutation inductor is produced by a
- phase shift full bridge topology depicted in Figure 8A.
- Figure 13B is a schematic diagram of an DC-DC Converter using the embodiment presented in Figure 4A,
  - wherein the soft commutation inductor is split in two sections, one section transferred in primary section in series
  - with the primary winding, and the other section in the secondary. The AC signal across the primary winding
  - connected in series with one section of the soft commutation inductor is produced by a phase shift full bridge
  - topology, depicted in Figure 8A. This structure being another embodiment of the invention.
  - Figure 13C is a schematic diagram of an DC-DC Converter using the embodiment presented in Figure 4A,
  - wherein the soft commutation inductor is transferred in primary section in series with the primary winding and
  - providing a center tap, connected to a capacitor. The AC signal across the primary winding connected in series
  - with one section of the soft commutation inductor is produced by a phase shift full bridge topology, depicted in
- Figure 8A. This structure being another embodiment of the invention.
- Figure 13D is a schematic diagram of an DC-DC Converter using the embodiment presented in Figure 4A,
- 22 wherein the transformer is implemented by using two identical transformers connected in series. The additional
- 23 circuit formed by an inductor in series with the capacitor is connected in between the primary ground and the
- 24 connection between the two primary windings of the two transformers. The AC signal across the primary
- windings is produced by a phase shift full bridge topology, depicted in Figure 8A. This structure being another
- 26 embodiment of the invention.

- Figure 14A is a schematic diagram of an DC-DC Converter using the embodiment presented in Figure 4A, The
- 2 AC signal across the primary winding of the transformer is produced by two phase shifted two transistor forward
- 3 topologies. This structure being another embodiment of the invention.
- 4 Figure 14B is a timing diagram of the circuit of figure 14A.
- 5 Figure 15 presents a magnetic-packaging structure suitable for the implementation of the embodiments of the
- 6 invention.

8

10

11

Įģ

21

22

23

24

25

26

# **Detailed Description of the Preferred Embodiments**

For the AC-DC and DC-DC converters for high voltage application wherein the use of Schottky rectifiers is not possible due to high voltage across the rectifiers, one of the major obstacles is the reverse recovery loss of the rectifiers. The reverse recovery losses are proportional with the current slope through rectifier at turn OFF, the reverse voltage across the rectifier after the rectifier exhibits high impedance, the temperature, frequency of operation and the device characteristics. Additional snubber circuits are often used to reduce the voltage stress on the rectifiers during switching. The frequency of operation has to be also reduced which leads to poor volumetric efficiency of the converters. In Figure 2 are presented a prior art an AC-DC converter. An AC source drives the primary of the transformer T6, 950. There is inherent leakage inductance in the transformer, which acts as a current source during commutation of the rectifiers 406 and 408. In the right side of the rectifier there is another current source formed by 410. During switching transitions there are two unmatched current sources on both ends of the rectifiers. This leads to high voltage spikes across the rectifiers 406 and 498. Additional RC snubbers are necessary to maintain the voltage across the rectifiers below the breakdown voltage. This leads to higher power dissipation and high EMI.

In Figure 3A there is presented another prior art topology used for high voltage applications wherein an additional

1 The reverse recovery losses in the secondary rectifiers are reduced due to controlled current slope during

2 switching. The limitation of the current slope is due to Lv. The presence of two-unmatched current source such as

3 the Lv and 30 leads also to voltage spikes across the secondary rectifiers 22,28, 24 and 26. This requires snubbers

4 circuits across the output rectifiers, which will reduce the efficiency of the converter.

5 This invention proposes several circuits wherein there is not need for snubber circuits across the secondary

6 rectifiers, and the reverse recovery losses are minimized and under certain conditions eliminated. The maximum

voltage across the rectifiers in this invention is clamped to the output voltage. This will allow a very efficient

operation at high frequency in high power and high voltage applications leading to an increase of the power

density of the converter.

7

8

9

10

11

15

21

22

23

24

25

26

27

In Figure 4A is depicted an AC voltage source Vs, 46. The voltage signal produced by 46 is presented on time diagram 60 in Figure 4B. From To to T1 the voltage source 46 provides a positive voltage, 154. The duration of this signal is referred as Ton. The Ton is the difference between T1 and To. After T1 the voltage source 46, provides a zero amplitude voltage signal 156, exhibiting in the same time very low internal impedance. During the time interval T1-T2, the voltage source 46 acts as a sort circuit. The current can flow by directional through 46, without developing a significant voltage drop. After T3, the voltage source 46, provides a voltage 158 of opposite polarity to 154 and the same amplitude. The time interval T3 to T4 when 46, provides 158, is equal to the time interval T0 to T1. The product of the time interval (T1-To) and the voltage amplitude 154 is equal to the product of the time (T4-T3) and the voltage amplitude of 158. After T4, the voltage source 46, is equivalent again to a short circuit providing a zero amplitude voltage. This state will apply for the time interval between T4 to T6. The time interval T1 to T3 and the time interval T4 to T6 are preferred to be equal, though it is not necessary. The embodiment of this invention will also apply if T3-T1 is not identical to T6-T4.

This type of voltage source can be produced by a transformer and several controlled switchers as is depicted in

figure 8A, 9A and 14A. The method of control pictured in 8A is well known in the prior art.

As is depicted in figure 4A in addition to the voltage source 46, there is an inductive element Lr, 48 and a bridge

of rectifiers, 900, formed by rectifiers 50, 54, 52, and 56. The inductive element Lr is referred in this application

as the soft commutation inductor element. The voltage source 46 is connected in series with inductor 48, and

applied across the rectifier bridge 900 with one termination to the cathode of 56 and the anode of 50. The second

termination of the bridge, respectively between the anodes of 56 and 52 and the cathodes of 50 and 54. A load 902 is connected across the capacitor 58. During To to T1 when 46, produces a positive voltage 154 at the end connected to Lr, the current fill flow through Lr, rectifier 50, rectifier 52 the capacitor 58 and the load 902. It is assumed that the voltage across 58 exhibits low voltage ripple much lower than the voltage amplitude produced by 46. With this assumption the current through Lr will build up linearly as pictured in 62 of Figure 4B, from zero to a peak value at T1. During this period of time the energy provided by 46, will be transferred to 902, and a part of energy will remain stored in Lr. During the time interval between T1 to T2 when the voltage source Vs is equivalent to a short circuit, the current through Lr will continue to flow until the entire energy stored in Lr will be transferred to the load 902. This will occur at T2, when the current through Lr will reach zero. During the interval T2 to T3 there is not energy transferred to the load. Do1 and Do1' ceases to conduct after the current through Lr reaches zero. A voltage ringing may occur across the rectifiers of bridge 900, as a result of the resonant circuit formed by Lr and the parasitic capacitance of the rectifiers, 50, 52, 54 and 56. The energy contained in this resonant circuit is very small, if the parasitic capacitance of the rectifiers is small. A saturable inductor element is in series with Lr may damp this oscillation if its energy content is too high. In the critical conduction mode of operation wherein the voltage produced by Vs will change polarity after the current through Lr reaches zero this ringing will not exist. The time interval between T2 and T3 can be controlled in such way that the polarity change of the voltage produced by 46 will occur after the ringing across the rectifiers forces the second set the rectifiers, which will conduct in the next cycle, in this case 56 and 54, in conduction. In this mode of operation there will be zero voltage switching for the rectifiers. The disadvantage of this mode of operation is the frequency modulation for load and line change. The advantage of this mode of operation is that we create ideal switching condition for the rectifiers. A combination of critical conduction through Lr and fix operating frequency for light load operation it may give the optimum operating mode. At the moment T3, the voltage source 46, changes its polarity and the current fill start flowing linearly through Lr in the opposite direction. At the moment T4, when the voltage produced by 46, becomes zero, the current through Lr reaches its peak. Further between T4 to T5 the entire energy stored in Lr will be transferred to

termination goes to the cathode of 52 and the anode of 54. A capacitor 58 is connected across the other two

1

2

3

4

5

6

7

8

9

10

11

16

17 18 19

20

21

22

23

24

25

the load 902. This will occur at the moment T5 when the current through Lr reaches zero. In between T5 and T6 we have the same mode of operation as described between T2 and T3. The advantage of this mode of energy transfer from the source 46, to the load 902 is the fact that the voltage across all the rectifiers contained in the bridge 900 is clamped to the voltage across Co which is also the output voltage of the converter and the fact that the current through the rectifiers at turn OFF is zero. The voltage across all the rectifiers reverses only after the current reaches zero. This mode of operations eliminates reverse recovery 6 losses, which is a significant advantage for high output voltage application. If the mode of operation is critical 7 conduction through Lr, and the voltage commutation of 46, occurs after the current through Lr reaches zero and 8 delayed by a time interval until the voltage across the rectifiers which will conduct at next cycle to reach zero, or 9 its lowest level. The control of the voltage reversal of the voltage source 46 can be done through anagogic circuits 10 which sense the current through Lr and the voltage across the rectifiers, or can be done with microcontroller using 11 12 13 14 13 15 digital signal processing. In Figure 6A there is presented the same configuration as Figure 4A. The difference is the mode of operation, which is depicted in Figure 6B. After a positive voltage is applied by 46, and the current is buit up through Lr, until the voltage source 46, becomes a short circuit. The current will continue to flow through Lr transferring its stored energy to the load. When the voltage produced by Vs changes its polarity there is current present through 16 the Lr. The voltage across Lr is the sum between the output voltage 904 and the voltage across Vs, 158. The current through Lr will decrease at a higher rate and will reach zero at T8. Between T3 and T8 the current will force the rectifier 50 and 52 to continue to conduct. The reverse of conduction will occur at T8, when the rectifier 20 56 and 54 will be forced into conduction. In this mode of operation there are reverse recovery losses due to the conduction of the rectifiers when the reverse voltage is applied to them. The reverse recovery losses are not high 21 due to the fact that the rate of current change through rectifiers at turn off is limited by Lr. In addition to that the 22 reverse voltage across the rectifiers is clamped to the output voltage 904. During the time interval T3 and T8 and 23 T6 to T9, the energy is transferred from the Lr to the voltage source. In conclusion during T7 to T1 and 24 respectively T8 and T4 the energy is transferred from the primary to the load and to the Lr. During the time 25 interval To to T7 and respectively T3 and T8, the energy is transferred from Lr to the source. This kind of

1

2

3

4

5

26

27

operation is less efficient that the one presented in Figure 4A. In most of applications this mode of operation

referred as continuous conduction mode can occur during the transient situations. The current through the Lr is depicted in 162. The voltage across the rectifiers is depicted in 164 and 168. The current through 50 and 52 is depicted in 166. In 170 is depicted the current through 56 and 54. It is very important to underline the fact that the key advantage of this invention is the energy transferred from primary to secondary is done in one direction only, if the operation occurs in discontinuous mode. The voltage source Vs would not exhibit short circuit characteristics during T1 to T3 and T4 to T5, the energy will be also transferred from the load to the primary. This limits the numbers of topologies, which can be used in the primary side, capable to provide the right characteristics for Vs. In the circuit presented in Figure 5A and 6A the energy transferred from the Vs to the load is function of the voltage across Vs, the output voltage 904 and the inductor Lr. The circuit 7A presents a method of power transferred wherein the amount of energy transfer for a given Vs, Lr and Vo can be further increased and modulated by the additional by directional switch S2. The additional switch S2 does not have to be by directional. The bydirectional switch will maintain the symmetry of the energy transfer for the positive cycle 154 and negative cycle 158. A unidirectional switch will modulate the power only for positive or negative cycle. The timing diagram on Figure 7B is referring to a bydirectional switch. The control signal for the switch S2, 336, is synchronized with the voltage source Vs. The switch is turned ON when a positive polarity voltage 154, and a negative polarity voltage 158 is ramping up from Vs. During the time interval from To to T10, a positive voltage 154 is provided by Vs, and the switch 336 is ON. As a result the current will flow through Lr with a slope determined by the amplitude of 154 and the value of Lr. The value of the output voltage 904 does not play any role. The current slope in between To and T10 is high and more energy is stored to Lr during this interval. When the switch S2 is turned OFF at the moment T10 the current which flows through Lr will turn ON the rectifiers 50 and 52, transferring the energy to the load 902. The current continues to build up through Lr at a smaller rate imposed by the difference between the amplitude of 154 and the output voltage. At the moment T1 the current through Lr reaches its peak. From T1 to T2 all the energy contained in Lr will be transferred to the output if the unit operates in discontinuous mode, as is depicted in Figure 7B. The unit can also operate in continuous mode, wherein the current will not reach zero before the voltage Vs will reverse its polarity. When the voltage Vs

1

2

3

4

5

6

7

8

9

10

11

20

21

22

23

24

25

26

27

changes its polarity at T3, the switch S2 will be also turned on and the current will build up through Lr with the

same slope as between To to T10, but of opposite polarity. The major advantage of this embodiment over the embodiment presented in Figure 4A and 6A, is the fact that the energy transfer from Vs to Lr is independent of Vo during the To to T10, respectively T3 to T12 period. The energy transferred during a given time is higher without increasing the amplitude of 154. The output power can be also modulated not only by the ratio of the ON time which is the summation of the (T1-To) and (T4-T3) and the period of the signal depicted in 160. The output power can be further modulated by the ON time of S2. Figure 10A is an extension of the embodiment depicted in Figure 4A wherein the rectifiers 56 and 52 are replaced by the controlled synchronized rectifiers M10, 802, and M11, 804. These synchronous rectifiers are controlled by the Vc2 and Vc1 depicted in 700 and 702. The use of synchronous rectifiers may have the advantage of lower voltage drop, which translates in a higher efficiency. Between To to T1 when a positive voltage 154 is applied to Lr, the current will flow through Do1 and M11. The control signal 908 turns ON the M11 at To. The control signal 908 has to keep M11, turned ON until T2. The control signal Vc1 can be maintain high even after T2 without impacting the mode of operation. This is a major advantage for using synchronous rectifiers because the timing at turn OFF is not very critical. Important is to turn OFF, Vc1 prior the T3. Another embodiment of this invention is presented in figure 11A. The bridge 900 is formed by the synchronous rectifiers controlled by controlled signals Vc1 and Vc2. The timing diagram for Vc1 and Vc2 are depicted in figure 11B in 704 and 706. The mode of operation for the converter depicted in Figure 11A is the same as the one depicted in Figure 4A for discontinuous and critical conduction mode and the one depicted on 6A for the continuous conduction mode. Another embodiment of the invention is presented in Figure 5A. The circuit formed by the voltage source Vs and the Lr in series is connected to a bridge formed by two rectifiers 134 and 136 and two capacitors 138 and 140. The output voltage 904 is the voltage across the two capacitors 138 and 140. The output voltage is further applied to a load. In this there are used only two rectifiers. Between To and T1 the voltage source Vs provides a positive polarity voltage 154 at the end connected to Lr. The current will flow through Lr, Do1 and Co1. At T1 the current through Lr reaches its peak. Between T1 to T3 the source 46 becomes a short circuit 156. The current continuos to flow through Lr until reaches zero at T2. At that time all the energy stored in Lr is transferred to the Co1 and Load, via Vo. At T3 the voltage polarity produced by 46 reverses. The current will flow from the voltage source

1

2

3

4

5

6

7

8

9

10

11

12

13<sup>-</sup>

14

15<u>-</u>

160

20

21

22

23

24

25

26

Vs through Co<sub>2</sub>, Do<sub>2</sub> and through Lr in an opposite direction to the flow in the previous cycle. The load is applied across the series combination formed by Co1 and Co2. This circuit maintains the same advantages of the circuit depicted in Figure 4A. The voltage across each rectifier is clamped to the output voltage. The current through rectifiers reaches zero prior to the application of a reverse voltage across them. As a result the reverse recovery losses are eliminated. If the converter operates in critical conduction mode, wherein the voltage polarity of 46 changes after the current through 48 reaches zero, with a delay necessary for the voltage across the rectifier which will conduct at next cycle reaches zero or close to zero, we can reach zero voltage or near zero voltage commutation for the rectifiers. The circuit depicted in Figure 5A can also operate in continuous conduction mode as the circuit depicted in Figure 6A. In Figure 12A the rectifiers 134 and 136 are replaced by two controlled synchronous rectifiers 810 and 812. The control signals Vc1 and Vc2 are depicted in Figure 12B in 708 and 710. In order to produce the Vs in the secondary of a transformer there are presented three circuits, which are suitable to produce such a source. One of these circuits is presented in Figure 8A. The timing diagram associated with this circuit is presented in Figure 8B. This circuit is familiar to those skilled in the art. It is known as phase shift full bridge. It is formed by two complementary half bridges, one formed by M1 and M2 and another one formed by M3 and M4. The control signals for M1 and M4 are presented in 80. The controlled signals for M3 and M4 are presented in 82. During the conduction of M1 and M4 the input voltage is applied to the primary winding 110 of the transformer T2. The voltage induced in the secondary winding 112 is positive in reference to the arrow 116. In the secondary winding 112 there will be a voltage referred previously as 154. When the M4 turns OFF the current will continue to flow through the primary winding 110, and further through the body diode of M3, creating zero voltage switching condition for M3 which is turned on at zero voltage. During the time when M1 and M3 conduct, the primary winding of 106 is shorted. In the secondary, the Vs will be zero and a short-circuit characteristics. This is equivalent to what previously was referred as 156. At the moment when M1 turns OFF the current will continue to flow through 110 and the drain to source capacitance of M2 creating zero voltage or near zero voltage conditions for M2. The voltage applied to primary winding 110 will change the polarity applying a negative voltage in reference to the arrow 112. This is equivalent to what previously was referred as 158. When M3 is turned OFF the current continue to flow through 110 discharging the drain to source capacitance of M4 to zero or

1

2

3

4

5

6

7

8

9

10

11

12 13

14T

20

21

22

23

24

25

near zero, creating zero or near zero voltage switching conditions for M4. When M2 and M4 conduct the primary winding 110 is shorted and in the secondary the state of Vs is as short circuit 156. The circuit presented in Figure 8A, which is know as phase shifted full bridge converter can generate in the secondary of the transformer the voltage source used in describing our embodiments. What differentiate the circuit of Figure 8A from other circuits which can generate a voltage source, is the short circuit behavior 156 during the time when the voltage in secondary is zero. The combinations of the circuits presented in Figure 4A, 6A, 7A 5A, 10A, 11A and 12A with the full bridge phase shifted topology depicted in 8A, has another advantage. The slow rising the current through Lr in the secondary will allow the full swing towards zero voltage across all the switchers in the primary. A fast current ramp in the secondary winding which is specific to the prior art topologies as depicted in 2 and 3A the soft switching in the primary is difficult to achieve for one of the complementary half bridge. This is due to the fact that the fast rise of the current in the secondary will steal some of the primary current flowing through the resonant tank formed by the magnetizing inductance of the transformer and the parasitic capacitance of the switchers. Another circuit capable to provide the secondary voltage Vs with the bydirectional low impedance characteristics during 156, is depicted in figure 9A. This topology is not known by those skilled in the art. This topology is a modification of a conventional half bridge converter with the addition of a supplementary by directional auxiliary switch S1. The timing diagram is depicted in Figure 9B. The switching elements 118 and 120 are controlled by the signals 122 and 124. The control signals 122 and 124 have the same duration, in between these two signals is a dead time. By increasing the duration of 122 and 124 and accordingly decreasing the duration of the dead time, the power transferred to the output can be controlled. An additional control signal 132 controls the bydirectional switch S1. The control signal 132 is turning the switch 334 ON during the dead time 910. There is a dead time between the falling edge of 122 and the rising edge of 132. There is also a dead time between the falling edge of 132 and rising edge of 124. This delay time is necessary to allow the voltage across the switching elements 118, 120 and 334 to swing in order to achieve zero voltage-switching conditions. In Figure 9B as is depicted on 88, the voltage across the switching element 120, VM2, has a soft transition from Vin level to a voltage plateau Vin/2 during the conduction of S1 and further a soft commutation to zero after the falling edge of 132. The current

1

2

3

4

5

6

7

8

9

10

11

12 13

T. 14

20

21

22

23

24

25

26

27

through switching element 120 is depicted on 90. During the conduction of 118 there is a voltage in the secondary

winding 112 of the transformer T2. This is equivalent to 154. During the conduction of 120 there is a negative 1 voltage across 112, equivalent to 158. During the conduction of 132, there is a short circuit across the primary 2 winding 110, which reflects in the secondary winding 112. This state is equivalent to 156. 3 The topology described in Figure 9A provides in the secondary winding 112 of the transformer 106 the voltage 4 source with the characteristics required in our embodiments. In addition to this, the circuit of Figure 9A offers 5 zero voltage switching conditions for both switching elements, and recycles the leakage inductance energy which 6 is not dissipate, but used for discharging the parasitic capacitance of 118, 120 and 334. 7 A third circuit capable to produce the required voltage source characteristics of Vs, is presented in Figure 14A. 8 There are two power trains, formed by two transistor forward topologies. The first power train contains two 9 switching elements M11 and M12, controlled by the same control signal Vc11, 968. The first power train contains 10 also a transformer T11, 988. The second power train contains two switching elements M13 and M14. Both 11 switching elements are controlled by the same control signal, Vc13, 972. In the second power train there is a 12 transformer T12, 990, which has the secondary winding 980 in series with the secondary winding 978 of the 13 311 transformer 988. The timing for Vc11 and Vc13 is presented in Figure 14B, on 992 and 994. The power is 14 modulating by the phase shift between the Vc11 and Vc13. The voltage in the secondary of the transformers 988 15 and 990 will substract during the overlapping time of Vc11 and Vc13, creating in the secondary the 156 signal. 16 In the secondary in series with the secondary windings 978 and 980, there is the soft commutation inductive element Lr. The secondary rectifier means and the output filter is the one described in Figure 4A. In Figure 1A is depicted a circuit wherein the embodiment of claim 4A is combined with the circuit described in 20 Figure 8A. There is an additional circuit formed by an inductor element 440 and a capacitor 442, The additional circuit creates a triangular current waveform which is superimposed on the currents through M1 and M2. In Figure 21 1B is presented the timing diagrams of the key waveforms of the circuit illustrated in Figure 1A. The control 22 signals for M1 and M2 are presented on 914. The control signal for M3 and M4 is presented on 916. The 23 triangular shaped additional current 922 flowing through 440 and 442 are presented on 918. The current 924 24 flowing through M1 is the result of the superposition of the 922 and the current reflected from the secondary of 25 the transformer. The presence of 918 allows zero voltage switching conditions for M1 and M2. The additional 26 current 922 will add to the magnetizing current of transformer T2 and discharge the parasitic capacitance of M1 27

and M2 prior the switchers M1 and M2 are turned ON. The magnitude of 922 is controlled by the size of 440. A lower inductance of 440 will increase the additional current 922. This will ensure the zero voltage switching conditions for M1 and M2. The switchers M3 and M4 have an inherent zero voltage switching characteristics. If zero voltage switching has to be reached even at zero phase shift on both section of the full bridge, a similar circuit formed of an inductor in series with a capacitor can be inserted between the GND and the M3 and M4 at the node where the transformer T2 is inserted. The voltage across the 442 and the additional capacitor is the same and equal to Vin/2. As a result the circuit can be simplified by connecting only one inductor with center tap across the primary winding 110. The center tap of the additional inductor can be further connected to a capacitor which has the second termination connected to the GND. The capacitor 442 can be also formed by two capacitors in series one connected to the positive end of the Vin and the second capacitor connected to the negative end of 130. The common node of these capacitors is connected to 440. In figure 13A is presented the combination of the circuit presented in Figure 4A and the full bridge phase shifted circuit depicted in Figure 8A. The circuit presents another embodiment of the invention wherein the inductor element Lr 48 is transferred in the primary of the transformer T2. The mode of operation is similar with the circuit wherein the inductor element Lr is located in the secondary of the transformer. One advantage of this circuit is the fact that the current flowing through Lr will help to achieve zero voltage switching conditions for the primary switchers 92, 96, 94 and 160, with the penalty of an increase in the flux density in the transformer's core 108. In figure 13B the soft commutation inductor is split in two elements, one in the primary of the transformer 48A and one in the secondary of the transformer 48B. The ratio between 48B and 48A reflected in the secondary can be chosen for the optimization of the circuit. The optimization will be chosen for different criteria function of the priority of the design. It is important to understand that Lr, Lr1 or Lr2 can be implemented by the leakage inductance of the transformer. An additional discrete inductive element in series with the equivalent leakage inductance may or may not be necessary, function of the application. In Figure 13C the soft commutation inductor element is split in two section 48C and 48D. These two sections are implemented on the same magnetic core 930. An additional capacitor Czvs 932 is inserted in between the 48C and

1

2

3

4

5

6

7

8

9

10

11

13 14 15

16

15-19-19-1-20

21

22

23

24

25

26

48D and the ground. The same effect can be reached if the 932 will be connected to positive end of 130.

There are two transformers T2 and T600, which have the primary windings 110 and 606 in series and the secondary windings 620 and 608 also in series. The invention does not limit to two transformers. It can be a number of transformers, preferable an even number and the connection to the capacitor 932 will be done in the middle having an equal number of transformers at each side of the connection. This circuit formed by 932, 48C and 48D will add supplementary currents, which will assist in achieving, zero voltage switching for 92, 96, 94 and 160. When the diagonal switchers are conducting such as 94 and 96 or 92 and 160, the combination LrC and LrD will exhibit a higher impedance calculated in a such way to achieve optimum energy transferred to the secondary as presented in Figure 13A. When the upper switchers 92 and 94 or the lower switchers 96 and 104 conduct the impedance between the end of 932 not connected to the GND, and the transformers T2 and T600 primary winding is very small. This will lead to circulating currents through 932, which will allow zero voltage switching conditions even at zero phase shift. This is very important in applications wherein zero voltage switching can be accomplished regardless of the phase shift. In figure 13D is depicted a circuit wherein the soft commutation inductor 48, is transferred to the secondary, and the LrC and LrD is substituted by Lzv 440. The combination 440 and 442 is connected in between the T2 and T600. This circuit has the advantage of providing an additional triangular current through both sections of the full bridge, M1 and M2 and also M3 and M4. This structure can offer zero voltage switching conditions on all four switching elements, 92, 96, 94 and 160 regardless of the phase shift, even at zero phase shift. This circuit offer significant advantages over the prior art, such as soft switching across the rectifiers 50, 52, 54 and 56, and also across all the switching elements in the primary regardless of load, input voltage and phase shift. Many alterations and modifications may be made by those having ordinary skill in the art without departing from the spirit of the invention. For example, is the use of several transformers on each side of the connection between 440, 616, and 606. The capacitor 442 can be implemented by using two capacitors in series which have the noncommon node connected to each end of Vin, 130. In Figure 15 is presented a packaging concept suitable with this invention. All the switching elements such as 200a, 200b, 200c ,200d and 214a, 214b, 214c and 214d, are attached on a multilayers board 202, and cooled by means of via or thermally conductive inserts located under the switching elements to a base plate 932 attached under the multilayers boards 202. In between the base plate 932 and multilayers board 202 there is a thermally

1

2

3

4

5

6

7

8

9

10

11

12

13 14

15 16 16

17 18 19

21

22

23

24

25

26

conductive insulation material 934. The magnetic elements are constructed using spiral traces inside of the multilayer board 202 with cutouts 218, to allow the magnetic cores 216 to penetrate through and to close the magnetic circuit with second magnetic core 936 attached from the bottom of the 202. The thermally conductive plate is interrupted under the magnetic core or it can provide cavities to accommodate them. A supplementary soft elastic material 938 with good thermal conductivity is inserted in between the core and the metal plate. Some additional electronic components such as 210, 208 can also be placed on 202. Pressed connectors such as 204a, 204b, 206b and 206c can be inserted in 202 to offer a low impedance path for the input and the output current to an external mother PCB. The advantage of this packaging is the reduction of the stray impedance associated with the interconnection between the switching elements and the magnetic elements. It offers also a solid mechanical construction suitable for demanding working environment conditions. The invention is defined by the following claims wherein may be substituted therein for obtaining substantially the same result even when not obtained by performing substantially the same function in substantially the same way. 

1	
2	I claim:
3	
4	1. An AC-DC converter comprising of:
5	a low impedance AC source providing an alternation of a positive voltage, a negative voltage and a
6	dead time;
7	an inductive element connected in series with said AC source;
8	a bridge of rectifiers means having a first input terminal a second input terminal a first output
9	terminal and a second output terminal;
10	the first rectifier means being connected between the first input terminal and the first output
11	terminal with the cathode to the first output terminal,
12_	the second rectifier means being connected between the second input terminal and the first output
12 13 13 14 15 15	terminal, with the cathode to the first output terminal,
14	the third rectifier means being connected between the second input terminal and the second output
15	terminal with the cathode to the second input terminal,
16	the fourth rectifier means being connected between the first input terminal and the second output
ij	terminal with the cathode to the first input terminal,
181 181	the said AC voltage source in series with said inductive element is connected between the first input
19	terminal and the second input terminal;
20	a capacitor in parallel with a load is connected between the first output terminal and the second
21	output terminal;
22	the said voltage source modulating the energy transfer through said inductor element and said
23	rectifiers to said capacitors and said load by changing the ratio between the duration of said positive and
24	negative alternation and the repetition period of the signal provided by said voltage source.
25	
26	

- 2. The converter of claim 1 wherein said the third rectifier means and said the fourth rectifier means are replaced by controlled synchronous rectifiers.
- 3. The converter of claim 1 wherein all the said rectifiers means are replaced by controlled synchronous rectifiers.
- 4. The converter of claim 1 wherein the current flowing through said inductive element reaches zero level before the voltage produced by said voltage source changes its polarity.
- 5. The converter of claim 1 wherein the current flowing through said inductive element does not reach zero level before the voltage produced by said voltage source changes its polarity.
- 6. The converter of claim 1 wherein the said voltage source changes its polarity after the current through said inductive element reaches zero and delayed until the voltage across the rectifiers which will conduct on the next cycle reaches zero voltage.
- 7. The converter of claim 1 wherein an additional by-directional switch is connected between said first input terminal and second input terminal, turned ON and OFF by a control voltage synchronized with said AC voltage source and modulating the power transferred to said load by modulating the conduction time.
- 8. The circuit of claim 1 wherein said AC voltage source is generated by the secondary winding of a transformer having primary and said secondary winding; the said primary winding being connected to first and second primary output terminal;
  - a DC voltage source;
- a bridge switching circuit for producing a chopped voltage from said DC input voltage, said switching circuit having a said first primary input terminal, a said primary second input terminal, a said first primary output terminal, and a said second primary output terminal, said first and second primary input terminals being adapted for connection to said DC input voltage, said switching circuit including
- a first switching element (M1) having a parasitic drain to source capacitance C1, M1 being connected between said first primary input terminal and said first primary output terminal,

a	second switching	element (	(M2) ha	aving a	parasitic (	drain to	source	capacitance C2	, M2	being
connected	l between said seco	nd primai	ry input	t termin:	al and said	first pr	rimary ou	utput terminal,		

17. 18. 19.

- a third switching element (M3) having a parasitic drain to source capacitance C3, M3 being connected between said first primary input terminal and said second primary output terminal, and
- a fourth switching element (M4) having a parasitic drain to source capacitance C4, M4 being connected between said second primary input terminal and said second primary output terminal;

means for determining and controlling a conduction interval for each M1-M4 to produce a first half-cycle, including an on-time wherein M1 and M4 is conducting and a dead time wherein M1 and M3 is conducting, a second half-cycle, including an on-time wherein M3 and M2 is conducting and a dead time wherein M2 and M4 is conducting; the turn on of said switchers M1-M4 is performed when the voltage across C1-C4 reaches a desired level.

- 9. The converter of claim 8 wherein said inductor element is the leakage inductance of said transformer.
- 10. The converter of claim 8 wherein said inductor element is transferred from being in series with said secondary winding of said transformer to be connected in series with said primary winding of said transformer.
- 11. The converter of claim 8 wherein said inductor element is split into two sections, the first said section connected in series with said secondary winding and said second section in series with said primary winding of said transformer.
- 12. The converter of claim 8 wherein said inductor element is split into two sections, the first said section connected in series with said secondary winding and said second section in series with said primary winding of said transformer, one of the section can be the leakage inductance if the said transformer.
- 13. The converter of claim 12 wherein an additional inductor element is connected to said first primary output terminal and the second termination of said additional inductor element is connected to an additional capacitor which has the termination not connected to said additional inductor element connected

to said second primary input terminal; said additional inductor element and said additional capacitor

have the primary windings in series and the secondary winding in series; The said inductor element is

connected in series with the primary winding, inserted in between the even number of transformers parting

two section of transformers, each section having an equal number of total added turns in primary and an

equal number of total turns in secondary; the center tap of said inductor element being further connected to

have the primary windings in series and the secondary winding in series; The said inductor element is

connected in series with the secondary winding, an additional inductor element is connected with one

termination in between the even number of transformers parting two section of transformers, each section

having an equal number of total added turns in primary and an equal number of total turns in secondary;

the second termination of said additional inductor element is connected to a capacitor further connected to

a transformer having primary and said secondary winding; the said primary winding having a positive and

17. The circuit of claim 1 wherein said AC voltage source is generated by the secondary winding of

two switching elements which are controlled ON and OFF to connect said primary winding of said

16. The converter of claim 12 the transformer is formed by an even number of transformers which

a capacitor; the second termination of the capacitor being connected to said first primary input terminal.

having a resonant frequency much lower than the operation frequency of said bridge circuit.

14. The converter of claim 12 wherein an additional inductor element is connected to said second

15. The converter of claim 12 the transformer is formed by an even number of transformers which

1

2

primary output terminal and the second termination of said additional inductor element is connected to an additional capacitor which has the termination not connected to said additional inductor element connected 5

6 7

8

9 10

11

20

21 22

23 24

25

26

transformer to said DC voltage source;

a negative termination;

the second termination of to said primary first input terminal.

a DC voltage source having a positive and a negative end;

23

24

25

26

two capacitors connected in series and across the said DC voltage source, the common node of said capacitors connected to one end of said primary winding;

a bydirectional-switching element connected across the said primary winding of said transformer;

said two of switching elements connecting said termination of said primary winding not connected to said capacitors to positive end of said DC voltage source for a time period Ton, and after a time interval Td to the negative end of said DC voltage source for the same time period equal to Ton. said by directional switching element connecting both said termination of said primary winding together for a time period slight shorter than Td to allow the voltage across said two switching elements and across said

18. The circuit of claim 1 wherein said AC voltage source is generated by the secondary windings of two transformers, a first transformer and a second transformer, each having primary and said secondary windings; said secondary windings of said transformers are connected in series; the said primary winding of the first transformer is connected to first and second primary output terminal; the said primary winding of the second transformer is connected to third and fourth primary output terminal;

a DC voltage source having a positive and a negative terminal;

a bridge switching circuit for producing a chopped voltage from said DC input voltage, said switching circuit having a said first primary input terminal, a said primary second input terminal, a said third primary input terminal, and a said fourth primary input terminal, said first, second, third and fourth primary input terminals being adapted for connection to said DC input voltage, said switching circuit including

a first switching element (M11) having a parasitic drain to source capacitance C11, M11 being connected between positive terminal of DC voltage source and said first primary input terminal,

a second switching element (M12) having a parasitic drain to source capacitance C12, M12 being connected between said second primary input terminal and negative terminal of DC voltage source,

a third switching element (M13) having a parasitic drain to source capacitance C13, M13 being connected between positive terminal of DC voltage source and said third primary input terminal, and

1	a fourth switching element (M14) having a parasitic drain to source capacitance C14, M14 being
2	connected between said fourth primary input terminal and negative terminal of DC voltage source;
3	means for determining and controlling a conduction interval for each M11-M41 to produce a first
4	half-cycle, including an on-time wherein M11 and M12 are conducting and M13 and M14 are not
5	conducting, a dead time wherein M11,M12,M13 and M14 are conducting, a second half-cycle, including an
6	on-time wherein M13 and M14 are conducting and M11 and M12 are not conducting, a dead time wherein
7	neither switching element M11,M12,M13 and M14 is not conducting; the turn on of said switches M11-M14
8	is performed when the voltage across C11-C14 reaches a desired level.
9	19. An AC-DC converter comprising of:
10	a low impedance AC sources providing an alternation of a positive voltage, a negative voltage and a
11	dead time;
12	an inductive element connected in series with said AC source;
13	a bridge of rectifiers means and capacitors having a first input terminal a second input terminal a
12 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	first output terminal and a second output terminal;
15	the first rectifier means being connected between the first input terminal and the first output
ĺő	terminal with the cathode to the first output terminal,
17	the second rectifier means being connected between the first input terminal and the second output
18	terminal, with the cathode to the first input terminal,
19	the first capacitor connected in between the first output terminal and the second input terminal,
20	and
21	the second capacitor connected between the second input terminal and the second output terminal;
22	The said AC voltage source in series with said inductive element is connected between the first
23	input terminal and the second input terminal;
24	a load is connected between the first output terminal to the second output terminal;
25	the said voltage source modulating the energy transfer through said inductor element and said
26	rectifiers to said capacitors and said load by changing the ratio between the duration of said positive and
27	negative alternation and the repetition period of the signal provided by said voltage source.

- 20. The converter of claim 19 wherein said the first rectifier means and said the second rectifier means are replaced by controlled synchronous rectifiers.
- 21. The converter of claim 19 wherein the current flowing through said inductive element reaches zero level before the voltage produced by said voltage source changes its polarity.
- 22. The converter of claim 19 wherein the current flowing through said inductive element does not reach zero level before the voltage produced by said voltage source changes its polarity.
- 23. The converter of claim 19 wherein the said voltage source changes its polarity after the current through said inductive element reaches zero and delayed until the voltage across the rectifiers which will conduct on the next cycle reaches zero voltage.
- 24. The converter of claim 19 wherein an additional by-directional switch is connected between said first input terminal and second input terminal, turned ON and OFF by a control voltage synchronized with said AC voltage source and modulating the power transferred to said load by modulating the conduction time.
- 25. The circuit of claim 19 wherein said AC voltage source is generated by the secondary winding of a transformer having primary and said secondary winding; the said primary winding being connected to first and second primary output terminal;
  - a DC voltage source;

- a bridge switching circuit for producing a chopped voltage from said DC input voltage, said switching circuit having a said first primary input terminal, a said primary second input terminal, a said first primary output terminal, and a said second primary output terminal, said first and second primary input terminals being adapted for connection to said DC input voltage, said switching circuit including
- a first switching element (M1) having a parasitic drain to source capacitance C1, M1 being connected between said first primary input terminal and said first primary output terminal,
- a second switching element (M2) having a parasitic drain to source capacitance C2, M2 being connected between said second primary input terminal and said first primary output terminal,
- a third switching element (M3) having a parasitic drain to source capacitance C3, M3 being connected between said first primary input terminal and said second primary output terminal, and

a fourth switching element (M4) having a parasitic drain to source capacitance C4, M4 being connected between said second primary input terminal and said second primary output terminal;

means for determining and controlling a conduction interval for each M1-M4 to produce a first half-cycle, including an on-time wherein M1 and M4 is conducting and a dead time wherein M1 and M3 is conducting, a second half-cycle, including an on-time wherein M3 and M2 is conducting and a dead time wherein M2 and M4 is conducting; the turn on of said switches M1-M4 is performed when the voltage across C1-C4 reaches a desired level.

- 26. The converter of claim 25 wherein said inductor element is the leakage inductance of said transformer.
- 27. The converter of claim 25 wherein said inductor element is transferred from being in series with said secondary winding of said transformer to be connected in series with said primary winding of said transformer.
- 28. The converter of claim 25 wherein said inductor element is split into two sections, the first said section connected in series with said secondary winding and said second section in series with said primary winding of said transformer.
- 29. The converter of claim 25 wherein said inductor element is split into two sections, the first said section connected in series with said secondary winding and said second section in series with said primary winding of said transformer, one of the section can be the leakage inductance if the said transformer.
- 30. The converter of claim 25 wherein an additional inductor element is connected to said first primary output terminal and the second termination of said additional inductor element is connected to an additional capacitor which has the termination not connected to said additional inductor element connected to said second primary input terminal; said additional inductor element and said additional capacitor having a resonant frequency much lower than the operation frequency of said bridge circuit.
- 31. The converter of claim 25 wherein an additional inductor element is connected to said second primary output terminal and the second termination of said additional inductor element is connected to an additional capacitor which has the termination not connected to said additional inductor element connected

to said second primary input terminal; said additional inductor element and said additional capacitor having a resonant frequency much lower than the operation frequency of said bridge circuit.

19=

32. The converter of claim 25 the transformer is formed by an even number of transformers which have the primary windings in series and the secondary winding in series; The said inductor element is connected in series with the primary winding, inserted in between the even number of transformers parting two section of transformers, each section having an equal number of total added turns in primary and an equal number of total turns in secondary; the center tap of said inductor element being further connected to a capacitor; the second termination of the capacitor being connected to said first primary input terminal.

33. The converter of claim 25 the transformer is formed by an even number of transformers which have the primary windings in series and the secondary winding in series; The said inductor element is connected in series with the secondary winding, an additional inductor element is connected with one termination in between the even number of transformers parting two section of transformers, each section having an equal number of total added turns in primary and an equal number of total turns in secondary; the second termination of said additional inductor element is connected to a capacitor further connected to the second termination of to said primary first input terminal.

34. The circuit of claim 25 wherein said AC voltage source is generated by the secondary winding of a transformer having primary and said secondary winding; the said primary winding having a positive and a negative termination;

a DC voltage source having a positive and a negative end;

two switching elements which are controlled ON and OFF to connect said primary winding of said transformer to said DC voltage source;

two capacitors connected in series and across the said DC voltage source, the common node of said capacitors connected to one end of said primary winding;

a bydirectional-switching element connected across the said primary winding of said transformer; said two of switching elements connecting said termination of said primary winding not connected to said capacitors to positive end of said DC voltage source for a time period Ton, and after a time interval Td to the negative end of said DC voltage source for the same time period equal to Ton.

said by directional switching element connecting both said termination of said primary winding together for a time period slight shorter than Td to allow the voltage across said two switching elements and across said by directional switch to reach zero before are turned on.

35. The circuit of claim 19 wherein said AC voltage source is generated by the secondary windings of two transformers, a first transformer and a second transformer, each having primary and said secondary windings; said secondary windings of said transformers are connected in series; the said primary winding of the first transformer is connected to first and second primary output terminal; the said primary winding of the second transformer is connected to third and fourth primary output terminal;

a DC voltage source having a positive and a negative terminal;

a bridge switching circuit for producing a chopped voltage from said DC input voltage, said switching circuit having a said first primary input terminal, a said primary second input terminal, a said third primary input terminal, and a said fourth primary input terminal, said first, second, third and fourth primary input terminals being adapted for connection to said DC input voltage, said switching circuit including

a first switching element (M11) having a parasitic drain to source capacitance C11, M11 being connected between positive terminal of DC voltage source and said first primary input terminal,

a second switching element (M12) having a parasitic drain to source capacitance C12, M12 being connected between said second primary input terminal and negative terminal of DC voltage source,

a third switching element (M13) having a parasitic drain to source capacitance C13, M13 being connected between positive terminal of DC voltage source and said third primary input terminal, and

a fourth switching element (M14) having a parasitic drain to source capacitance C14, M14 being connected between said fourth primary input terminal and negative terminal of DC voltage source;

means for determining and controlling a conduction interval for each M11-M41 to produce a first half-cycle, including an on-time wherein M11 and M12 are conducting and M13 and M14 are not conducting, a dead time wherein M11,M12,M13 and M14 are conducting, a second half-cycle, including an on-time wherein M13 and M14 are conducting and M11 and M12 are not conducting, a dead time wherein

neither switching element M11,M12,M13 and M14 is not conducting; the turn on of said switches M11-M14 

is performed when the voltage across C11-C14 reaches a desired level. 

### SOFT TRANSITION CONVERTER

#### Abstract of the Disclosure

The present invention is a circuit and method for reducing switching and reverse recovery losses in the output rectifiers while creating zero voltage switching conditions for the primary switchers. There are described two output configurations, one employing a soft commutation inductor element a bridge rectifier and a output filter capacitor, the second using a soft commutation inductor element a rectification-filtering bridge composed by tow capacitors and two capacitors. Both secondary circuits can be driven by three primary circuits. A first circuit is a full bridge with phase shift control, and a second circuit is a half bridge topology with an additional bydirectional switch which achieves two goals, on to get soft switching commutation across all the primary switches, the second to create the right waveforms in the secondary suitable with the claims in this invention. The third topology is a phase shifted two transistors forward. The circuits claimed in this invention can provide soft commutation across the primary switching elements and secondary rectifier means, clamping the voltage across the rectifiers to the output voltage eliminating the need for snubbers circuits both in primary and the secondary section.

Figure 1A





Figure 1B






Figure 3A - Prior Art






Figure 3B - Prior Art









Figure 6A







Figure 7A







Figure 8A






Figure 9A




Figure 9B




Figure 10A




Figure 10B




Figure 11A




Figure 11B




Figure 12A






Figure 12B









Figure 15



## DECLARATION FOR PATENT APPLICATION

Docket	No.	_
DOCAGE		

As a below named inventor, I hereby declare that: My residence, post office address and citizenship are as stated below next to my name. I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which, a patent is sought on the invention entitled \_\_\_, the specification of which (check one) is attached hereto. Application Serial No and was amended on (if applicable). I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37. Code of Federal Regulations, §1.56(a). I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed: Prior Foreign Application(s) Priority Claimed (Number) (Day/Month/Year Filed) (Country) Yes No (Number) (Country) (Day/Month/Year Filed) Yes No (Number) (Day/Month/Year Filed) (Country) Yes No ş.[] hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner prowided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application: (Application Serial No.) (Filing Date) (Status—patented, pending, abandoned) (Application Serial No.) (Filing Date) (Status-patented, pending, abandoned) hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Address all telephone calls to . at telephone no. Address all correspondence to I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon. Full name of sole or first intentor inventor's signature Residence \_\_\_\_237 Post Office Address Full name of second joint inventor, if any . Second Inventor's signature \_ Date . Residence \_ Citizenship

OFFICIAL SEAL

JOSE F. BALLESTEROS

NOTARY PUBLIC - ARIZONA

"" PINA" COUNTY

My Comm. Expires Oct. 14, 2000

Form PTO-FB-A110 (8-83)

Post Office Address